INTRODUCTION
Nanowire (NW) FETs have been proposed and now studied by many research groups around the world. This is because, they are promising candidate to sustain the relentless progress in scaling of CMOS devices [1] [3] . Several key factors have contributed to the boom in NW research. First, semiconductor NWs can be prepared in high-yield with reproducible electronic properties as required for Very Large Scale integrated (VLSI) systems. Second, compared with "top-down" nanofabricated device structures, "bottom-up" synthesized NW materials offer well controlled size; that is at or beyond the limits of lithography. In addition, the crystalline structures, smooth surfaces and the ability to produce radial and axial NW hetero structures can reduce scattering. These results in higher carrier mobility when compared with nanofabricated samples with similar size. Finally, the body thickness (diameter) of NWs can be controlled down to well below 10 nm. Therefore, electrical integrity of NW-based electronics can be maintained even as the gate length is aggressively downscaled. This is a feature that has become increasingly difficult to achieve in conventional MOSFETs [3] . Gate All Around (GAA) SiNW FETs have attracted significant interest because of their excellent electrostatic integrity even at the nanoscale [8] . Various types of SiNW FETs are being explored as a promising candidate for future transistors replacing planar MOSFETs in logic and Dynamic Random Access Memory (DRAM) applications, and their fabrication is being studied either from top-down or bottom-up approaches [2] [7] .Since silicon planar MOSFETs are approaching their scaling limits, new device designs are being explored to replace the existing planar technology. Among the possible new device designs are Double Gate (DG) FETs, FinFETs, Tri-Gate FETs and Omega-Gate FETs. The Silicon Nanowire GAA FET stands out as one of the most promising FET designs to replace the currently planar MOSFETs due to its ability to provide better gate control and better short channel performance [6] . Recent developments such as synthesis of highly ordered nanowires and fabrication of nanowires as small as 1nm in diameter have illustrated the progress possible in silicon nanowire technology. Silicon nanowire devices exhibit higher transconductance and more ideal sub threshold behavior with improved on-current, reduced off-current and lower sub threshold slope [9] .
II. EXTENDED HÜCKEL THEORY BASED SEMI EMPIRICAL APPROACH
The simulations carried out in this paper use ATK-Semi Empirical (ATK-SE) formalism. This ATK-SE formalism uses the Semi Empirical Extended Hückel model to calculate the transmission characteristics of the nanowire. The extended Hückel method is a semi empirical quantum chemistry method, developed by Roald Hoffmann since 1963. It is based on the Hückel method but, while the original Hückel method only considers pi orbitals, the extended method also includes the sigma orbitals. The extended Hückel method can be used for determining the molecular orbitals, but it is not very successful in determining the structural geometry of an organic molecule. It can however determine the relative energy of different geometrical configurations. It involves calculations of the electronic interactions in a rather simple way for which the electron-electron repulsions are not explicitly included and the total energy is just a sum of terms for each electron in the molecule. In the extended Hückel method, only valence electrons are considered; the core electron energies and functions are supposed to be more or less constant between atoms of the same type. The method uses a series of parametrized energies calculated from atomic ionization potentials or theoretical methods to fill the diagonal of the Fock matrix. After filling the non-diagonal elements and diagonal zing the resulting Fock matrix, the energies (eigenvalues) and wave functions (eigenvectors) of the valence orbitals are found. The ATK-SE formalism can model the electronic properties of molecules, crystals and devices using both self-consistent and non-self-consistent tight-binding models [4] . In ATK-SE, the non-self-consistent part of the tight-binding Hamiltonian is parametrized using a two-center approximation, i.e. the matrix elements only depend on the distance between two atoms and is independent of the position of the other atoms. In the extended Hückel model, the matrix elements are described in terms of overlaps between Slater orbitals on each site. In this way, the matrix elements can be defined by very few parameters [5] . In the Slater-Koster model, the distancedependence of the matrix elements is given as a numerical function; this gives higher flexibility, but also makes the fitting procedure more difficult. The self-consistent part of the calculation is identical for both SE models. The density matrix is calculated from the Hamiltonian using non-equilibrium Green's functions (NEGF) for device systems, while for molecules and crystals it is calculated by diagonalization. The density matrix defines the real-space electron density, and consequently the Hartree potential can be obtained by solving the Poisson equation [4] [5].
III. SIMULATION SET UP
In this paper, a silicon nanowire transistor structure has been built and simulated in two sets -once with SiO 2 as gate dielectric and next with ZrO 2 as gate dielectric. The nanowire transistor simulated has a silicon nanowire oriented in (100) direction. The nanowire is essentially a single crystal structure in Face Centered Cubic orientation. The two ends of the nanowire are doped to obtain a doping concentration of 4 X 10 9 cm -3 in the source and drain regions, as the electrode is about 1 nm long and has a cross section of (0.5 nm)X(0.5 nm). As the nanowire transistor simulated has a Gate All Around structure that offers better control over the carriers in the channel, the gate dielectric layer and the metal gate are essentially cylindrical in shape to wrap over the silicon nanowire, unlike conventional planar MOSFETs where the gate dielectric and the metal gate are just material stacks sitting over the channel area on the substrate. The thickness of the gate dielectric used in this device design is 2 Ǻ while the inner radius is 5 Ǻ. The thickness of the metal gate is 3 Ǻ while the inner radius is 7 Ǻ. The thickness and inner radii of the layers have been deliberately kept the same in the two structures of the GAA nanowire FET so that it is convenient to compare the characteristics of both the structures which differ in terms of the gate dielectric material. The schematic of the simulated device is shown in Fig. 1 (right) . The channel conductance has been computed for different gate voltages used for the simulations. Fig. 3 (left) depicts the plot of channel conductance plotted against the corresponding gate voltages applied. A similar curve can be obtained by plotting the conductance values against drain voltages applied for different gate voltage values as depicted in Fig. 3 (right) . As it is evident from the two plots, the channel conductance is low for low values of gate and drain voltages in both the plots. As the voltages are increased, the channel conductance shoots up and is highest for V G = 2.5 V and V D = 2 V. Also, from Fig. 5 .1, negative resistance regions are evident in a couple of plots, which implies that for the voltage values specified in those plots, the NWFET can be used for microwave applications.
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Fig.3. Conductance plotted against Gate Voltage (left) and Drain Voltage (right)
V. TEMPERATURE DEPENDENCE OF CHANNEL CONDUCTANCE WITH SIO2 GATE DIELECTRIC For operating temperatures of 0 K, 77 K, 300 K and 325 K, the NWFET with SiO 2 gate dielectric has been simulated for a gate bias of V TH = 0.21 V. It can be observed from the plot in Fig. 4 (left) that the channel conductance shoots up at room temperature, ensuring that the device with SiO 2 gate dielectric is well suited to operate at room temperature. Whereas, the conductance is low at other operating temperatures. The Fig. 4 (right) depicts the temperature dependence of drain current with a variation in drain voltage for a gate voltage, V G = V TH . As evident from the plot above, the drain current shoots up at room temperature, ensuring that the device with SiO 2 gate dielectric is well suited to operate at room temperature. Where as, the current is low at other operating temperatures. Therefore, room temperature operation promises higher drive current than other operating temperatures. But when it comes to low drive current leading to lower power dissipation, the silicon NWFET can be operated at lower temperatures.
VI. SIMULATION RESULTS AND ANALYSIS WITH ZIRCONIUM DIOXIDE GATE DIELECTRIC
The steps involved in setting up the simulation for ZrO 2 gate dielectric based nanowire FET is similar to the set up with SiO 2 gate dielectric, except that while entering the dielectric constant of the gate dielectric, the value to be entered is 25. Rests of all the steps remain the same. Once the device structure is set up with just a single change with respect to the gate dielectric constant value being equal to 25 instead of 3.9, iterative simulations have been performed in a similar way as done for the NWFET with SiO 2 gate dielectric. As done in case of NWFET with silicon dioxide as gate dielectric in the previous section, the channel conductance has been computed for different gate voltages used for the simulation. It can be seen from the transfer and drain characteristics of the silicon NWFET using SiO 2 and ZrO 2 as dielectrics respectively, the current values are slightly less in case of NWFET with ZrO 2 as gate dielectric.
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Moreover, due to higher dielectric constant (25>3.9), the gate leakage current is obstructed to a much larger extent in case of ZrO 2 than in NWFET with SiO 2 gate dielectric. This leads to much lower power consumption in case of ZrO 2 gate dielectric based NWFET as compared to SiO 2 gate dielectric based NWFET.
VII. COMPARISON OF SILICON DIOXIDE AND ZIRCONIUM DIOXIDE BASED SILICON NWFET
From the transfer and drain characteristics of the NWFET with SiO 2 gate dielectric and ZrO 2 gate dielectric respectively, it is evident that the power consumption is more in case of Silicon NWFET with SiO 2 gate dielectric owing to gate leakage current, as discussed in the previous section. Also, the comparisons of the off state drain current in the two devices as plotted against the drain voltages with different gate dielectrics have been presented in Fig. 7 (left) . It is clear from the plot that the off state drain current is slightly higher in case of silicon NWFET with SiO 2 gate dielectric as compared to the NWFET with ZrO 2 gate dielectric.
Similar to the plot above, the channel conductance can be plotted against the drain voltages for the two NWFETs with SiO 2 and ZrO 2 gate dielectrics respectively, as shown in Fig. 7 (right). As seen in Fig. 7 
VIII. CONCLUSION
In this paper, an investigation of the electrical characteristics of an n-channel Silicon Nanowire Field Effect Transistor obtained using Extended Hückel Theory (EHT) based Semi Empirical (SE) Approach has been carried out. Using the EHT based SE approach, the nanowire transistor has been simulated with two different gate dielectrics, silicon dioxide and zirconium dioxide. The resulting electrical characteristics have been compared for power efficiency. A study of the temperature dependence of the electrical characteristics of the silicon nanowire transistor has been performed based on simulation with temperature variation. A comparison of the off-state drain current and off-state channel conductance of the nanowire device with silicon dioxide and zirconium dioxide has been presented towards the end of the paper. To conclude, the nanowire transistor with zirconium dioxide as gate dielectric is seen to offer better power performance as compared to the nanowire device with silicon dioxide gate dielectric. Further work could be done by simulating nanowire FET with new materials such as SiGe nanowire channel, compound semiconductor nanowire channel with other high-k dielectrics.
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